




---

**CONTROL DATA<sup>®</sup>**  
**DIGITAL OUTPUT UNIT**  
**DA502-E,F,G,H,J,K**

GENERAL DESCRIPTION  
OPERATION AND PROGRAMMING  
INSTALLATION AND CHECKOUT  
THEORY OF OPERATION  
DIAGRAMS  
MAINTENANCE  
PARTS DATA





---

**CONTROL DATA<sup>®</sup>**  
**DIGITAL OUTPUT UNIT**  
**DA502-E,F,G,H,J,K**

GENERAL DESCRIPTION  
OPERATION AND PROGRAMMING  
INSTALLATION AND CHECKOUT  
THEORY OF OPERATION  
DIAGRAMS  
MAINTENANCE  
PARTS DATA



# MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

SHEET 1 OF 1

SHEET 1 OF 1		EQUIPMENTS					
MANUAL REVISION	FCO OR ECO	DA502-E	DA502-F	DA502-G	DA503-H	DA503-J	DA503-K
A	DS13402	01	01	01	01	01	01
B	DS13223	-	-	-	-	-	-
	DS13544	-	-	-	-	-	-

## LIST OF EFFECTIVE PAGES

New features, as well as changes, deletions, and additions to information in this manual are indicated by bars in the margins or by a dot near the page number

if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

Page	Revision	SFC†
Cover	—	
Title Page	—	
Revision Record	B	
iii	B	
iv	B	
v	A	
vii	A	
viii	A	
ix	A	
1.1	A	
1.2	A	
1.3	A	
1.4	A	
2.1	A	
2.2	A	
2.3	A	
3.1	A	
3.2	A	
3.3	A	
3.4	A	
3.5	A	
3.6	A	
3.7	A	
4.1	A	
4.2	A	
4.3	A	
4.4	A	
4.5	A	
4.6	A	
5.1	A	
5.2	A	
5.3	A	
5.4	A	
5.5	A	
5.6	A	
5.7	A	
5.9	B	
5.10	B	
5.11	B	
5.12	B	
5.13	B	
5.14	B	
5.15	B	
5.16	B	

Page	Revision	SFC†
6.1	A	
6.2	A	
7.1	A	
7.3	B	
7.4	B	
7.5	B	
7.6	B	
7.7	B	
7.8	B	
7.9	B	
7.10	B	
7.11	B	
7.12	B	
Comment Sheet	B	
Envelope	—	
Back Cover	—	


†Software Feature Change

## PREFACE

This manual describes the DA502-E through K Digital Output Unit (DOU) card, which plugs into the EL101-A Computer Interface Unit (CIU) or EL102-A Computer Interface Expander (CIE).

The following Control Data publications will be useful in installing and maintaining the DOU:

<u>Description</u>	<u>Publication Number</u>
1500 Product Family Index	88980000
EL101-A Computer Interface Unit/EL102-A Computer Interface Expander Manual	88980100
Key to Logic Symbols Manual	88981500
Input/Output Specification Manual	60165800
1700 Computer Reference Manual	60153100
SMM17 Version 3.0 Reference Manual, Test No. 90	60182000
Electromagnetic Compatibility Design Guide Handbook	CDC-STD-1-30.020



# TABLE OF CONTENTS

	Page
PREFACE . . . . .	iii
Section One GENERAL DESCRIPTION	
1.1 GENERAL . . . . .	1.1
1.2 PERFORMANCE/CHARACTERISTICS . . . . .	1.2
1.2.1 Performance . . . . .	1.2
1.2.2 Reliability . . . . .	1.3
1.2.3 Maintainability . . . . .	1.3
1.2.4 Electromagnetic Interference . . . . .	1.4
1.3 EQUIPMENT CONFIGURATION . . . . .	1.4
Section Two OPERATION AND PROGRAMMING	
2.1 CONTROLS AND OPERATING PROCEDURE . . . . .	2.1
2.2 JUMPERS AND OTHER EQUIPMENT CHANGES . . . . .	2.1
2.2.1 Mode Jumper . . . . .	2.1
2.2.2 Nut-and-Bolt Jumpers . . . . .	2.1
2.3 PROGRAMMING INFORMATION . . . . .	2.2
2.3.1 Data Output . . . . .	2.2
2.3.2 Rejects . . . . .	2.3
2.3.3 Interrupt Flag . . . . .	2.3
2.3.4 Master Clear . . . . .	2.3
2.3.5 Stall . . . . .	2.3
2.3.6 Programming Considerations . . . . .	2.3
Section Three INSTALLATION AND CHECKOUT	
3.1 INSTALLATION REQUIREMENTS . . . . .	3.1
3.2 POWER REQUIREMENTS . . . . .	3.1

TABLE OF CONTENTS (Continued)

	Page
3.3	CABLING AND CONNECTORS . . . . . 3.1
3.4	INTERFACE CHARACTERISTICS . . . . . 3.3
3.4.1	Data/Control Bus Interface . . . . . 3.3
3.4.2	External I/O Interface . . . . . 3.3
3.4.2.1	Data Output Signal Levels . . . . . 3.3
3.4.2.2	Request Input Signal . . . . . 3.5
3.4.2.3	Reset Input Signal . . . . . 3.5
3.4.2.4	Ready Output Signal . . . . . 3.6
3.5	COOLING REQUIREMENTS . . . . . 3.6
3.6	ENVIRONMENTAL LIMITATIONS . . . . . 3.6
3.7	PREPARATION FOR USE . . . . . 3.7

Section Four  
THEORY OF OPERATION

4.1	GENERAL . . . . . 4.1
4.2	PRINCIPLE OF OPERATION . . . . . 4.1
4.2.1	Signal Conditioning . . . . . 4.1
4.2.1.1	Data Output Signals . . . . . 4.1
4.2.1.2	External Sync Signals . . . . . 4.2
4.2.2	Asynchronous Mode Operation . . . . . 4.3
4.2.3	Synchronous Mode Operation . . . . . 4.3
4.2.3.1	Sync Reply Sequence . . . . . 4.3
4.2.3.2	Sync Reject Sequence . . . . . 4.5
4.2.4	Asynchronous Mode with Interrupt . . . . . 4.5
4.2.5	Master Clear or Stall . . . . . 4.6

Section Five  
DIAGRAMS

5.1	GENERAL . . . . . 5.1
5.2	DIAGRAMS . . . . . 5.1

TABLE OF CONTENTS (Continued)

Page

Section Six  
MAINTENANCE

6.1	PREVENTIVE MAINTENANCE . . . . .	6.1
6.2	CALIBRATION AND ALIGNMENT . . . . .	6.1
6.3	TROUBLESHOOTING . . . . .	6.1
6.4	MAINTENANCE AIDS . . . . .	6.1

Section Seven  
PARTS DATA

7.1	PARTS DATA . . . . .	7.1
-----	----------------------	-----

LIST OF ILLUSTRATIONS

Figure

3.1	Input Cable Connector Assembly . . . . .	3.2
5.1	Digital Output Unit Block Diagram . . . . .	5.2
5.2	Form C Contact Closure Synchronizing Signals . . . . .	5.3
5.3	DOU Asynchronous Mode Reply Sequence . . . . .	5.4
5.4	DOU Synchronous Mode Reply Sequence . . . . .	5.5
5.5	DOU Synchronous Mode Reject Sequence . . . . .	5.6
5.6	Digital Output Unit Logic Package . . . . .	5.7
6.1	Board Component and Pin Location . . . . .	6.2

LIST OF TABLES

Table

1.1	DOU Assembly Configurations . . . . .	1.2
3.1	DOU External Interface . . . . .	3.4
4.1	Glossary of Terms . . . . .	4.2



Section One  
GENERAL DESCRIPTION

1.1 GENERAL

This manual describes the Digital Output Unit (DOU) card which plugs into the Computer Interface Unit (CIU) or Computer Interface Expander (CIE). This manual is to be used in conjunction with the Computer Interface Unit/Computer Interface Expander Manual. The DOU may also be used with any other compatible real-time computer interface unit.

The DOU enables a control computer to activate external devices controlled through digital means in process control, manufacturing test, and medical computer applications. The unit provides 16 digital outputs held static until changed by the control computer. The outputs are logic level, 0 and +5 vdc as shown in Table 1.1. The outputs are limited to driving (sinking) 65 milliamperes when 0 vdc is the output.

The DOU has two modes of operation, asynchronous and synchronous, selectable by jumper on the card. Asynchronous mode allows the control computer to change the state of the outputs at any time. Synchronous mode enables the outputs to be synchronized with signals from an external device. This latter mode may be used to control data transfers from the DOU to an external device. The device may be one that requires data at specific intervals or one that contains data storage devices having a slow response time.

Table 1.1. DOU Assembly Configurations

EQUIP NO.	SIGNAL LEVELS (TYPICAL)	
	DATA OUTPUTS	SYNC INPUTS
DA502-E	True = 0v at 65 milliamperes False = +5v via 370 ohms	Logic level, 0v or +5v, true polarity selectable by jumper
DA502-F	True = +5v via 470 ohms False = 0v at 65 milliamperes	Logic level, 0v or +5v, true polarity selectable by jumper
DA502-G	True = 0v at 65 milliamperes False = +5v via 470 ohms	Form C contact closure
DA502-H	True = +5v via 470 ohms False = 0v at 65 milliamperes	Form C contact closure
DA502-J	True = 0v at 200 milliamperes False = +28v external max.	Logic level 0v or +5v, true polarity selectable by jumper
DA502-K	True = +28v external max. False = 0v at 200 milliamperes	Logic level 0v or +5v, true polarity selectable by jumper

1.2 PERFORMANCE/CHARACTERISTICS

1.2.1 PERFORMANCE

Requirements are:

- Number of outputs                      16 bits, one word
- Type    Logic levels, 0 vdc at 65 milliamperes or +5 vdc via 470 ohms. (Either polarity true within the set of 16 outputs.)
- Sync operation                              Enables output word to be synchronized with signals from an external device.
- Interrupt flag                                Occurs when using REQUEST sync input from an external device.
- Addressing capability                      Unit may be connected into any station address location of the Computer Interface Unit (CIU) or Computer Interface Expander (CIE).

- ⊙ Programming considerations      Data inputs, function outputs, or status inputs result in an internal reject. Sync mode will generate external reject when data output is attempted without request for data from an external device.
- ⊙ Configuration                      See Table 1.1 and Paragraph 1.3.

### 1.2.2 RELIABILITY

Requirements are:

- ⊙ Mean time between failures (MTBF) - Estimated 75,000 hours
- ⊙ Fail safe features - Inputs for synchronizing signals contain overload protection and will operate up to +70 vdc maximum. Damage may occur above +70 vdc.

### 1.2.3 MAINTAINABILITY

Maintainability provisions are:

- ⊙ Mean time to repair (MTTR) - Estimated 0.5 hours
- ⊙ Preventive maintenance - See Section Six
- ⊙ Interchangeability - The DOU is a one-card device and may be interchanged with another identical version.
- ⊙ Diagnostics available - SMM17 Diagnostic, Test 90 of the SMM17 Reference Manual may be used when the DOU is controlled by a CDC 1700/1770 computer. Section 9 of the test exercises reply, reject, and sync operation. Section 11 performs a closed-loop data test when a digital input unit (DIU) is connected to the DOU. Refer to the SMM17 Reference Manual.

- Special test equipment required - A digital input unit (Part No. 39842200) is required to perform closed-loop data testing with SMM17 Diagnostic, Test 90, Section 11. Refer to the SMM17 Reference Manual.

#### 1.2.4 ELECTROMAGNETIC INTERFERENCE

The DOU is designed in accordance with the Electromagnetic Compatibility Design Guide Handbook.

#### 1.3 EQUIPMENT CONFIGURATION

The DOU is a one-card device that can be inserted into any station address location in the CIU or the CIE. Table 1.1 illustrates the basic versions of the DOU. Paragraph 3.3 specifies the cabling required for connecting external devices to the DOU.

Section Two  
OPERATION AND PROGRAMMING

2.1      CONTROLS AND OPERATING PROCEDURE

No controls provided.

2.2      JUMPERS AND OTHER EQUIPMENT CHANGES

2.2.1    MODE JUMPER

A jumper is provided to select asynchronous or synchronous mode operation. In the async mode, the control computer can change the state of the outputs at any time. In sync mode, the change of the output state is synchronized with signals from an external device, thus providing output changes at intervals specified by the external device.

2.2.2    NUT-AND-BOLT JUMPERS

Two jumpers are provided for selecting the input signal polarity on the request and reset sync signals from an external device. The H position represents a true input for signals going from 0 to +5 vdc. Position L represents a true input for signals going from +5 vdc to 0. See Figure 5.2 for configuration of Form C contact synchronizing signals.

One jumper is provided to select the output polarity of the ready signal to an external device. Position H provides a true output of +5 vdc. Position L provides a true output signal of 0 vdc (ground).

Two jumpers are provided to reset the output register by selecting either (or both) the master clear signal or the stall signal.


2.3 PROGRAMMING INFORMATION

2.3.1 DATA OUTPUT

The DOU responds to data output (computer write) operations only. The computer address must specify the station address location of the DOU in a CIU or a CIE.

The following CIU/CIE format is used:

Address



Example 1: A computer write to address \$0607 will transfer data from the computer to a DOU located in station address 7 of a CIU on a system using equipment code C.

Example 2: A computer write to address \$042B will transfer data from the computer to a DOU located in station address B of CIE module 2 on a system using equipment code 8.

Station addresses for the CIU and CIE may be found in Table 2.1 of the CIU/CIE Manual.

### 2.3.2 REJECTS

Internal rejects will occur is a data input, function output, or status input operation is attempted on the DOU.

An external reject will occur when the DOU is in sync mode and a data output is attempted before the unit is ready. This is because DOU has not received a sync request from an external device prior to the output operation.

### 2.3.3 INTERRUPT FLAG

The flag is generated upon receipt of the request sync signal from an external device. The interrupt flag remains active until a computer write operation loads the DOU with a new data word and resets the flag.

### 2.3.4 MASTER CLEAR

A computer console master clear will reset the DOU data register, set the interrupt flag signal and inhibit the ready signal to the external device.

### 2.3.5 STALL

A stall signal from the stall alarm unit will reset the DOU output data register, set the interrupt flag signal and inhibit the ready signal to the external device.

### 2.3.6 PROGRAMMING CONSIDERATIONS

The DOU does not respond to data input, function output, or status input operations.

Data output operations are always performed using the even equipment code number jumpered on the CIU control.



## Section Three

### INSTALLATION AND CHECKOUT

#### 3.1 INSTALLATION REQUIREMENTS

The DOU is a one-card device 7-3/4 by 9 inches in size. It can be inserted into any station address location in the CIU, in a CIE, or any other compatible real-time computer interface unit. Signals are connected between the DOU and the external device by installing a cable on the rear of the CIU or CIE module in the respective station address location.

#### 3.2 POWER REQUIREMENTS


Logic power of +5 vdc is supplied by the CIU or CIE module. The current required by the DOU is 650 milliamperes. Input power for the CIU/CIE power supplies is 115 vac, 50/60 Hz. Power conversion transformer rack option 10299-22, is required in the system when input power is 220/240 vac, 50 Hz.

#### 3.3 CABLING AND CONNECTORS

External signals are connected to the DOU by installing a customer-furnished cable assembly on the rear of the CIU or CIE module at the respective station address location. The connector shell, block, and contacts are supplied with each DOU. These are:

- Connector Shell - CDC Part No. 39498600
- Connector Block - CDC Part No. 94261810
- Contacts - CDC Part No. 94245600

A Berg Electronics, Inc., crimp tool No. HT-66 is required for connecting the contacts to the customer-furnished cable. Figure 3.1 illustrates a recommended assembly for the input cable.



ITEM	DESCRIPTION	CDC PART NO.	QUANTITY
1	Connector shell (28 pin)	39498600	1
2	Connector block	94261810	1
3	Contacts	94245600	21
4	Ground wire bale, solid 24AWG	(Furnished by customer)	As required
5	Cable, 19 twisted pair, 24AWG	(Furnished by customer)	As required

Figure 3.1. Input Cable Connector Assembly

## 3.4 INTERFACE CHARACTERISTICS

### 3.4.1 DATA/CONTROL BUS INTERFACE

The Data/Control Bus between the DOU and the CIU/CIE module is described in the Computer Interface Unit/Computer Interface Expander Manual.

### 3.4.2 EXTERNAL I/O INTERFACE

The signal and pin assignments for interfacing an external device are listed in Table 3.1.

#### 3.4.2.1 Data Output Signal Levels

Requirements are:

- DA502-E and DA502-F (logic level)
  - True = 0 to +0.5 vdc at 65 milliamperes
  - False = +5 vdc via 470 ohms
- DA502-G and DA502-H (logic level)
  - True = +5 vdc via 470 ohms
  - False = 0 to +0.5 vdc at 65 milliamperes
- DA502-J (power driver)
  - True = 0 to +0.5 vdc at 125 milliamperes
  - False = Open collector to +28 vdc external load
- DA502-K (power driver)
  - True = Open collector to +28 vdc external load
  - False = 0 to +0.5 vdc at 125 milliamperes

Table 3.1. DOU External Interface

PIN NO.	SIGNAL	DESCRIPTION
A18	—	
B18	GND	Ground
A19	DB00	Output data bit 00
B19	DB01	Output data bit 01
A20	DB02	Output data bit 02
B20	DB03	Output data bit 03
A21	DB04	Output data bit 04
B21	DB05	Output data bit 05
A22	DB06	Output data bit 06
B22	DB07	Output data bit 07
A23	DB08	Output data bit 08
B23	DB09	Output data bit 09
A24	DB10	Output data bit 10
B24	DB11	Output data bit 11
A25	DB12	Output data bit 12
B25	DB13	Output data bit 13
A26	DB14	Output data bit 14
B26	DB15	Output data bit 15
A27	—	
B27	—	
A28	RESET	Sync reset to DOU
B28	READY	Ready from DOU
A29	REQST	Sync request to DOU
B29	—	
A30	—	
B30	—	
A31	—	
B31	GND	Ground

### 3.4.2.2 Request Input Signal

Characteristics are:

- DA502-E, DA502-F, DA502-J, and DA502-K (logic level)
  - True = 0 to +0.4 vdc at 1.6 milliamperes
  - False = +2.4 to 5.25 vdc
  - Duration = 1 microsecond minimum
  - Rise and fall times = Less than 100 nanoseconds for minimum duration signal.
- DA502-G and DA502-H (contacts) - The normally open terminal of isolated form C contacts. Reset generated by normally closed terminal (see Figure 5.2).

#### NOTE

A jumper is provided on the reset signal to select the opposite polarities for a true and false.

### 3.4.2.3 Reset Input Signal

Characteristics are:

- DA502-E, DA502-F, DA502-J, and DA502-K (logic level)
  - True = 0 to +0.4 vdc at 1.6 milliamperes
  - False = +2.4 to 5.25 vdc
  - Duration = 1 microsecond minimum
  - Rise and fall times = Less than 100 nanoseconds for minimum duration signal.
- DA502-G and DA502-H (contacts) - The normally closed terminal of isolated form C contacts. Request generated by normally open terminal (see Figure 5.2).

#### NOTE

A jumper is provided on the reset signal to select the opposite polarities for a true and false. The reset signal must be jumpered for a true when not used in sync mode.

#### 3.4.2.4 Ready Output Signal

This signal is a logic level output as follows for all versions of the DOU:

True = 0 to +0.5 vdc at 65 milliamperes

False = +5, ±0.5 vdc via 470 ohms

Duration = 1 microsecond minimum; normally true until request is false and reset is true.

#### NOTE

A jumper is provided on the ready signal to select the opposite polarities for a true and false.

#### 3.5 COOLING REQUIREMENTS

An air flow of 350 cfm is required across the DOU in system applications to assure adequate component life time. Standard air flow is provided when the DOU is inserted in a CIU/CIE system. Refer to the Computer Interface Unit/Computer Interface Expander Manual.

#### 3.6 ENVIRONMENTAL LIMITATIONS

Refer to Paragraph 3.6 of the Computer Interface Unit/Computer Interface Expander Manual.


PREPARATION FOR USE

Verify mode jumper is proper position.

Verify request, reset and ready signal jumpers select proper polarity for system operation in sync mode.

Verify reset signal jumpered for true (position H) if not used in system application.

Verify proper position of master clear and stall jumpers.



Section Four  
THEORY OF OPERATION

4.1 GENERAL

The DOU, connected in a CIU or CIE , enables a control computer to generate digital output signals for external equipment. The DOU provides logic level signal conditioning for the output signals. It provides the logic level or contact closure signal conditioning for the external synchronizing signals. The DOU also provides control logic for communicating with the CIU/CIE. The DOU is a data output device only and provides no status or function capability.

Figure 5.1 is a simplified block diagram and Table 4.1 defines the signal mnemonics and terms. Figure 5.6 is the logic package for the DOU.

4.2 PRINCIPLE OF OPERATION

Operation of the DOU can be either asynchronous mode or synchronous mode. In the asynchronous mode, the control computer can change the state of the outputs at any time. In the synchronous mode, the change of the output state is controlled by synchronizing signals from the external device. When data is loaded into the DOU, the state of all 16 outputs (bits) are changed according to the computer data word.

In the following descriptions, a logical 1 is +2.4 to 5.25 vdc, a logical 0 is 0.4 vdc or less, and the timing tolerances are  $\pm 25\%$ .

4.2.1 SIGNAL CONDITIONING

4.2.1.1 Data Output Signals

The DOU provides signal conditioning circuits for logic level outputs to the external device. Each circuit provides +5 vdc via 470 ohms when a logical 1 is

required for a true output. The circuits provide 0v at 65 milliamperes when a logical 0 is required for a true output. See Table 1.1 for the signal input/output assemblies.

#### 4.2.1.2 External Sync Signals

Jumpers are provided for selecting the proper input/output polarities for external synchronizing signals.

- Request - A signal from the external device to the DOU requesting a data output. The circuit responds to a logical 1 as a true input when the jumper is in position H. A logical 0 is a true input when the jumper is in position L.
- Ready - A signal from the DOU to the external device indicating that a data value is ready in the data register. The jumper in position H provides a logical 1 for a true output. Position L provides a logical 0 as a true output.
- Reset - A signal from the external device to the DOU resetting the sync logic. (This signal is not always used.) The jumper in position H responds to a logical 1 as a true input. Position L responds to a logical 0 as a true input.

#### NOTE

When no reset input signal is connected to the DOU, the reset jumper must be placed in position H for proper sync operation.

## 4.2.2 ASYNCHRONOUS MODE OPERATION

Data is loaded in the DOU when a write operation is performed by the computer to the DOU station address. The data transfer sequence is illustrated in Figure 5.3 and occurs as follows:

- The REPLY/REJECT FF is placed in the REPLY state when the DOU is not active.
- The DOU connects to an output operation when the station select signal (TP20) becomes a logical 1 and signal FUSTF remains a logical 1 on the bus.
- Upon receipt of a write signal (TP29 becomes a logical 1), the DOU loads the data register with the information from the computer data lines. The data is presented to the external device and a reply is sent to the computer.
- The output operation is terminated when the write (TP29) and station select (TP20) return to a logical 0. The REPLY/REJECT FF remains in the REPLY state since an external reject is never generated in asynchronous mode.

The request and reset inputs are not used in asynchronous mode. A one micro-second ready signal, denoting output data is available, is sent to the external device when the jumper on the reset signal is in the H position.

## 4.2.3 SYNCHRONOUS MODE OPERATION

### 4.2.3.1 Sync Reply Sequence

Data transfers in synchronous mode are controlled by the external device. The data transfer reply sequence, using logic level synchronizing signals, is illustrated in Figure 5.4 and occurs as follows:

- The external device sends a request (TP31 becomes logical 1) to the DOU when data is required. The reset signal (TP24) drops to logical 0 when used.

- The request input sets the INT/SYNC FF (TP18 becomes logical 1). The DOU flag (FLXXF) is sent to the CIU/CIE control, which in turn generates an interrupt to the computer. A write cycle is then initiated upon receipt of the interrupt.
- The computer sends a data word to the DOU, which responds to the write command when station select (TP20) becomes a logical 1. Signal FUSTF remains a logical 1.
- The write signal (TP29 logical 1) triggers the LOAD DATA one-shot (TP27). The computer data is loaded into the DOU data register and a reply is sent to the computer. The write operation is terminated when station select (TP20) and write (TP29) return to a logical 0. The REPLY/REJECT FF remains in the REPLY state.
- After the DOU data register is loaded, ready signal (TP17 logical 1) is sent to the external device, signifying data is now available.
- The external device examines the data and makes request false (TP31 logical 0) if it is not already false. Also, reset becomes true (TP24 logical 1) if it is being used.
- The ready signal remains true until the request signal from the external device is false and the reset signal is true (if used).

The reset signal permits the external device to control the reset of the synchronizing logic after an input operation. It is used when synchronizing from relay contacts or logic level signals that do not settle in one microsecond. On contact synchronization, the request and reset signals are generated by opposite sides of the form C contacts. See Figure 5.2.

When the reset signal is not connected to the DOU, the jumper for reset control is placed in the H position. The ready signal to the external device is then present for either:

- Approximately one microsecond when the request signal input is a pulse of one-microsecond duration; or
- Remains true until request drops (where the ready signal is used to drop request).

#### 4.2.3.2 Sync Reject Sequence

The DOU is normally not ready for data transfers in sync mode. If the computer initiates a data transfer prior to the DOU receiving a request from the external device, the DOU sends a reject to the computer. The reject sequence is illustrated in Figure 5.5 and occurs as follows:

- No request is received from the external device; therefore, the INT/SYNC FF is not set (TP18 logical 0).
- The station select signal (TP20 logical 1) enables REJECT ENABLE one-shot that sets the REPLY/REJECT FF to the REJECT state.
- When the write signal (TP29 logical 1) is received, a reject is sent to the computer. The REJECT state also inhibits sending a ready signal to the external device.
- The reject sequence terminates when write (TP29) and station select (TP20) return to a logical 0. The REPLY/REJECT FF is set to the REPLY state, ready for the next transfer operation.

#### 4.2.4 ASYNCHRONOUS MODE WITH INTERRUPT

When the DOU is operated in async mode, the request input signal can be used to generate a flag (interrupt) to the computer. The sequence is identical to

the sync mode reply sequence, but the computer can initiate and complete a data transfer with or without a request being present. The REJECT ENABLE one-shot that places the REPLY/REJECT FF in the REJECT state is never enabled. The DOU, therefore, always sends a reply to the computer.

#### 4.2.5 MASTER CLEAR OR STALL

The DOU does not contain a programmable master clear. A computer console master clear or stall will set the INT/SYNC FF and the output data register. The master clear will reset the READY FF and inhibit sending a ready to the external device.

Table 4.1. Glossary of Terms

TERM	DEFINITION
DB00F - DB15F	Data bits 00 - 15 false (from CIU/CIE common bus)
DB00 - DB15	Output data bits 00 - 15 (to external device)
MCLR F	Master clear false (from bus)
READ F	Read false (from bus)
FUST F	Function/status false (from bus)
SSXX F	Station select false (from bus)
FLXX F	Flag line false (to bus)
RPLY F	Reply false (to bus)
RJCT F	Reject false (to bus)
REQST	Request sync (from external device)
READY	Ready (to external device)
RESET	Reset sync (from external device)
STAL F	Stall signal (from stall alarm unit)

## Section Five

### DIAGRAMS

#### 5.1 GENERAL

This section contains the following diagrams:

<u>Figure No.</u>	<u>Title</u>
5.1	Digital Output Unit Block Diagram
5.2	Form C Contract Closure Synchronizing Signals
5.3	Asynchronous Mode Reply Sequence
5.4	Synchronous Mode Reply Sequence
5.5	Synchronous Mode Reject Sequence
5.6	Digital Output Unit Logic Package

#### 5.2 DIAGRAMS




Figure 5.1. Digital Output Unit Block Diagram





Figure 5.2. Form C Contact Closure Synchronizing Signals







Figure 5.4. DOU Synchronous Mode Reply Sequence



Figure 5.6. Digital Output Unit Logic Package







CARD POS  
LOGIC TYPE  
35YT

CODE IDENT NO  
C 09132

LOGIC DWG NO  
88500200

REV  
C

SHEET 2 OF

TP28  
JL  
100ms

TP27  
SHEET 1  
R9  
20K

TP25  
R1  
3K

TP24  
J1-B3

TP23  
J3 COMM

TP22  
REPLY

TP21  
REJECT

TP19  
INT/SYNC

TP18  
PI-B2

TP17  
PI-B2

TP16  
PI-B2

TP15  
PI-B2

TP14  
PI-B2

TP13  
PI-B2

TP12  
PI-B2

TP11  
PI-B2

TP10  
PI-B2

TP9  
PI-B2

TP8  
PI-B2

TP7  
PI-B2

TP6  
PI-B2

TP5  
PI-B2

TP4  
PI-B2

TP3  
PI-B2

TP2  
PI-B2

TP1  
PI-B2

TP0  
PI-B2

TP-1  
PI-B2

TP-2  
PI-B2

TP-3  
PI-B2

TP-4  
PI-B2

TP-5  
PI-B2

TP-6  
PI-B2

TP-7  
PI-B2

TP-8  
PI-B2

TP-9  
PI-B2

TP-10  
PI-B2

TP-11  
PI-B2

TP-12  
PI-B2

TP-13  
PI-B2

TP-14  
PI-B2

TP-15  
PI-B2

TP-16  
PI-B2

TP-17  
PI-B2

TP-18  
PI-B2

TP-19  
PI-B2

TP-20  
PI-B2

TP-21  
PI-B2

TP-22  
PI-B2

TP-23  
PI-B2

TP-24  
PI-B2

TP-25  
PI-B2

TP-26  
PI-B2

TP-27  
PI-B2

TP-28  
PI-B2

TP-29  
PI-B2

TP-30  
PI-B2

TP-31  
PI-B2

TP-32  
PI-B2

TP-33  
PI-B2

TP-34  
PI-B2

TP-35  
PI-B2

TP-36  
PI-B2

TP-37  
PI-B2

TP-38  
PI-B2

TP-39  
PI-B2

TP-40  
PI-B2

TP-41  
PI-B2

TP-42  
PI-B2

TP-43  
PI-B2

TP-44  
PI-B2

TP-45  
PI-B2

TP-46  
PI-B2

TP-47  
PI-B2

TP-48  
PI-B2

TP-49  
PI-B2

TP-50  
PI-B2

TP-51  
PI-B2

TP-52  
PI-B2

TP-53  
PI-B2

TP-54  
PI-B2

TP-55  
PI-B2

TP-56  
PI-B2

TP-57  
PI-B2

TP-58  
PI-B2

TP-59  
PI-B2

TP-60  
PI-B2

TP-61  
PI-B2

TP-62  
PI-B2

TP-63  
PI-B2

TP-64  
PI-B2

TP-65  
PI-B2

TP-66  
PI-B2

TP-67  
PI-B2

TP-68  
PI-B2

TP-69  
PI-B2

TP-70  
PI-B2

TP-71  
PI-B2

TP-72  
PI-B2

TP-73  
PI-B2

TP-74  
PI-B2

TP-75  
PI-B2

TP-76  
PI-B2

TP-77  
PI-B2

TP-78  
PI-B2

TP-79  
PI-B2

TP-80  
PI-B2

TP-81  
PI-B2

TP-82  
PI-B2

TP-83  
PI-B2

TP-84  
PI-B2

TP-85  
PI-B2

TP-86  
PI-B2

TP-87  
PI-B2

TP-88  
PI-B2

TP-89  
PI-B2

TP-90  
PI-B2

TP-91  
PI-B2

TP-92  
PI-B2

TP-93  
PI-B2

TP-94  
PI-B2

TP-95  
PI-B2

TP-96  
PI-B2

TP-97  
PI-B2

TP-98  
PI-B2

TP-99  
PI-B2

TP-100  
PI-B2


NOTES: UNLESS OTHERWISE SPECIFIED

SHEET 2 OF












CARD NO.	
LOGIC TYPE	3TAT
DATE	
DESIGNER	

LOGIC NO.	88800400
REV.	D
CORE IDENT. NO.	C 09132
SHEET	2

NOTES: UNLESS OTHERWISE SPECIFIED

SHEET Z (A)



**DIGITAL OUTPUT UNIT -**  
 TRUE = +5V  
 CC SYNC

ANALOG SIGNAL LITLED BY 520 (1-14) (CART 7000)

LOGIC TYPE: 3TBT

CODE IDENT NO: 09132

LOGIC TYPE	LOGIC PART NO	REV	DATE
3TBT	09132	D	1/17/73

LOGIC TYPE	LOGIC PART NO	REV	DATE
3TBT	09132	D	1/17/73

LOGIC TYPE	LOGIC PART NO	REV	DATE
3TBT	09132	D	1/17/73

LOGIC TYPE	LOGIC PART NO	REV	DATE
3TBT	09132	D	1/17/73

LOGIC TYPE	LOGIC PART NO	REV	DATE
3TBT	09132	D	1/17/73

LOGIC TYPE	LOGIC PART NO	REV	DATE
3TBT	09132	D	1/17/73


LOGIC TYPE	LOGIC PART NO	REV	DATE
3TBT	09132	D	1/17/73

1. ALL RESISTORS ARE 1/4 W. NOTES UNLESS OTHERWISE SPECIFIED

2. ALL ELEMENT IDENTIFIERS 20Z & 20S ARE OPEN COLLECTOR.

3. FOR KEY TO SYMBOLS SEE DWG 88800103.

4. P.W. BOARD HAS CAPABILITY TO ADD (2) CAPACITORS.



CARD NO.  
 LOGIC TYPE  
**3TBT**

CODE IDENT NO  
**C 09132**

REV  
**D**

LOGIC DMC NO  
**88800500**

SHEET 2

SHEET 1

NOTES UNLESS OTHERWISE SPECIFIED

Section Six  
MAINTENANCE

6.1 PREVENTIVE MAINTENANCE

None required.

6.2 CALIBRATION AND ALIGNMENT

Not required.

6.3 TROUBLESHOOTING

Troubleshooting can be performed on the DOU (when controlled by a 1700/1770 computer) by using Section 9 of Test 90, SMM17 diagnostic. Refer to the SMM17 Reference Manual. Section 11 can be performed when a digital input unit (DIU) is connected to the DOU. Error printouts are provided specifying the instruction performed, expected and actual results, and the condition causing the error.

The DOU can be interchanged with a like version for troubleshooting when the jumpers for mode, request, reset, and ready signals are properly positioned.

6.4 MAINTENANCE AIDS

Use the following as maintenance aids:

- Card extender, 9-inch logic type, 2NMT Card No. 39844100.
- Digital Input Unit (DIU), Part No. 39842200.
- Standard pin and chip locations (see Figure 6.1).
- Integrated circuit logic symbols are shown in the Key to Logic Symbols Manual.





Figure 6.1. Board Component and Pin Location

**Section Seven**

**PARTS DATA**


7.1

**PARTS DATA**

This section contains the printed wiring assembly and parts lists for the digital output unit (DOU).



REV.	DATE	BY	CHKD.	DESCRIPTION
01	11/10/68	WALKER	TC	REVISED
A	02/22/69	WALKER	TC	REVISED
B	03/22/69	WALKER	TC	REVISED
C	04/12/69	WALKER	TC	REVISED
D	04/12/69	WALKER	TC	REVISED
E	04/12/69	WALKER	TC	REVISED



PART NO.	EQUIP NO.	LOGIC TYPE	LOGIC NO.	FUNCTION	COMPONENTS RECD
88800100	DA5026	337	88800200	LL, TRUE-OV @ 65 MA FALSE-OV THRU SYNC SIG (L) O +5V	BIT O THRU IS C7, C8
88800101	DA5027	337	88800300	LL, TRUE-OV @ 65 MA FALSE-OV THRU SYNC SIG (L) O +5V	BIT O THRU IS C7, C8
88800102	DA5028	337	88800400	LL, TRUE-OV @ 65 MA FALSE-OV THRU SYNC SIG (L) O +5V	BIT O THRU IS C7, C8
88800103	DA5029	337	88800500	LL, TRUE-OV @ 65 MA FALSE-OV THRU SYNC SIG (L) O +5V	BIT O THRU IS C7, C8
88800104	DA5030	417	88800600	LL, TRUE-OV @ 65 MA FALSE-OV THRU SYNC SIG (L) O +5V	BIT O THRU IS C7, C8
88800105	DA5031	417	88800700	LL, TRUE-OV @ 65 MA FALSE-OV THRU SYNC SIG (L) O +5V	BIT O THRU IS C7, C8

SEE TAB (FOR JUMPER LOCATIONS)

00000888

00100889 2

CONTROL DATA P. W. ASSEMBLY - DIGITAL OUTPUT UNIT

DA502 D 09132 00800100

DATE 2/1

REV 1 of 1

NOTES:  
 1. COMPONENT HEIGHT MAY EXTEND FROM SURFACE OF BOARD TO TOP OF COMPONENT NOT MORE THAN .750".  
 2. COTS A & F SHOWING COTS A THRU S TYPICAL.  
 TO BE ASSEMBLED TO CDC ENGR SPEC 39721800  
 NOTES: UNLESS OTHERWISE SPECIFIED

DWN	T. Cymmer	6-6-3	CONTROL DATA	TITLE	P W ASSY -	PREFIX	DOCUMENT NO.	REV	
CHKD	B. Gilbert	7-23-3	ANALOG - DIGITAL SYSTEMS DIVISION La Jolla, Calif. 92037	DIGITAL OUTPUT UNIT				PL	88800100
ENG	R. Boyler	7-24-75		CODE IDENT	DA502				SHEET
MFG	A.E. Wall	9/7/23	09132	FIRST USED ON					
APPR									

SHEET REVISION STATUS				REVISION RECORD			
REV	ECO	DESCRIPTION	DRAFT	DATE	BY	CHKD	APPD
01		CL.B PRE-RELEASED	TC	7-27-73			
A	DDC	RELEASED ECR 4953	TC	8/7/73			
B	13205	PUT P/L ON COMMAND	O.M.	2-17-74			
C	13229	ADDED TAB 04 & 05	T.H.	4-3-74			
D	13252	SEE ECO	WJB	6-24-74			
E	13350	DWG CHG ONLY	J.M.	8-20-74			

NOTES:

DETACHED LISTS



MF

88800101	E	CLA D	PWA-DIG OUT TRUE=+5V LL (3SZT)	DS	10M	01/29/74	CLASSIFICATION NUMBER
ASSEMBLY NUMBER	REV	CLASS	DW SZ	ASSEMBLY DESCRIPTION	FIRST USAGE	RELEASE DATE	CLASSIFICATION NUMBER


# ASSEMBLY PARTS LIST



SPARE CODE  
S = SPARE PARTS  
N = NON SPARE PARTS

FIND NUMBER	DW SZ	PART NUMBER	QUANTITY	UNIT MEAS.	PART DESCRIPTION	IN/OUT STATUS	CHANGE ORD. NUMBER	DATE EFFECTIVE	CLASSIFICATION NUMBER	OP NUMBER	MAKE/BUY PART TYPE	FN RC	S OR N
14	A	15104200	500	PC	IC QUAD 2IN NAND GATE 7403	IN					PPP4	N	
19	A	15104500	400	PC	ACCEPT TEST TYPE 74175	IN					PPP4	N	
18	A	15104800	200	PC	IC SPEC DUAL D TYPE FF 7474	IN					PPP4	N	
16	B	15112700	400	PC	INT CKT 74L04	IN					PPP4	N	
21	B	15112800	200	PC	MICRO CKT DTL HEX INVERTER	IN					PPP4	N	
15	A	17184600	100	PC	HEX INVERT 14 PIN DUAL-IN-LINE	IN					PPP4	N	
26	C	24500036	200	PC	RES FXD .25W 75 OHMS	IN					PPP4	N	
25	C	24500055	3400	PC	RES FXD .25W 470 OHMS	IN					PPP4	N	
27	C	24500063	100	PC	RES FXD .25W 1000 OHMS	IN					PPP4	N	
29	C	24500074	300	PC	RES FXD .25W 3000 OHMS	IN					PPP4	N	
28	C	24500094	400	PC	RES FXD .25W 20000 OHMS	IN					PPP4	N	
34	C	24501806	100	IN	WIRE ELECT SOLID COPPER 24 GA	IN					PPP1	N	
6	C	24505229	600	PC	CAP. FXD TANT 1 MF 35 VOLT	IN					PPP4	N	
22	C	24562100	1700	PC	TSTR SILICON-PLANAR,NPN	IN	013256				PPP4	N	
23	A	25175800	400	PC	DIODE (1N914)	IN					PPP4	N	
37	B	389333500	100	PC	LABEL, IDENTIFICATION	IN					PPP4	N	
5	A	38958502	100	PC	LABEL, IDENTIFICATION	IN					PPP4	N	
11	A	38958507	200	PC	TEST JACK, BLACK	IN					PPP4	N	
12	A	38958509	200	PC	TEST JACK, YELLOW	IN					PPP4	N	
24	B	38991203	100	PC	TEST JACK, PURPLE	IN					PPP4	N	
35	A	39181003	100	PC	PATCHCORD 1 IN. LG.	IN					PPP4	N	
13	B	39388300	100	IN	INSULATION, TEFLON, 24 AWG	IN					PPP4	N	
20	B	39389800	100	PC	INT CKT 7400	IN					PPP4	N	
36	A	39721800	200	PC	INT CKT 74123	IN					PPP4	N	
3	C	39827500	REF	PC	ASSEMBLY REQUIREMENT	IN					PPP4	N	
17	A	50250700	200	PC	GUIDE, APPROACH	IN					PPP4	N	
4	D	52936000	100	PC	I.C. TTL TRIPPLE 3 INPUT NAND	IN					PPP4	N	
33	A	84996708	100	PC	AIR SEAL - 25 PAK	IN					PPP4	N	
30	A	84996717	100	PC	CAP, CER, 50 PF	IN					PPP4	N	
31	A	84996721	100	PC	CAP, CER, 220 PF	IN					PPP4	N	
1	C	88800000	200	PC	CAP, CER, 470 PF	IN					PPP4	N	
8	C	88800300	100	PC	PWB DIGITAL OUTPUT	IN					PPP4	N	
2	C	94243400	REF	PC	LOGIC DIAGRAM (3SZT)	IN					PPP4	N	
			100	PC	CONNECTOR-CARD MTG 62 SOCKET	IN					PPP4	N	
					NUMBER OF LINE ITEMS = 33								
					HIGHEST FIND NUMBER = 37								

PROJECT ENGINEER  
R. DENGLE






# ASSEMBLY PARTS LIST

SPARE CODE  
S = SPARE PARTS  
N = NON SPARE PARTS

FIND NUMBER	DW NUMBER	REV	CLASS	DW SZ	ASSEMBLY DESCRIPTION	DS	IOM	FIRST USAGE	RELEASE DATE	CLASSIFICATION NUMBER	CHANGE ORD NUMBER	DATE EFFECTIVE	CLASSIFICATION NUMBER	OP NUMBER	MAKE/BUY PART TYPE	PN OR NC
14	A				500	PC	IC QUAD 2IN NAND GATE	7403	IN						PPP4	N
19	A				400	PC	ACCEPT TEST TYPE	74175	IN						PPP4	N
18	A				200	PC	IC SPEC DUAL D TYPE	FF	IN						PPP4	N
16	B				400	PC	INT CKT	74L04	IN						PPP4	N
21	B				200	PC	MICRO CKT DTL HEX INVERTER		IN						PPP4	N
15	A				100	PC	HEX INVERT 14 PIN DUAL-IN-LINE		IN						PPP4	N
26	C				200	PC	RES FXD .25W 75 OHMS		IN						PPP4	N
25	C				3400	PC	RES FXD .25W 470 OHMS		IN						PPP4	N
27	C				100	PC	RES FXD .25W 1000 OHMS		IN						PPP4	N
29	C				300	PC	RES FXD .25W 3000 OHMS		IN						PPP4	N
28	C				400	PC	RES FXD .25W 20000 OHMS		IN						PPP4	N
34	C				100	IN	WIRE ELECT SOLID COPPER	24 GA	IN						PPP1	N
6	C				600	PC	CAP. FXD TANT 1 MF 35 VOLT		IN						PPP4	N
32	C				200	PC	CAPACITOR FIXED 10 PCT 3.3 MF		IN						PPP4	N
22	C				1700	PC	TSTR SILICON-PLANAR,NPN		IN						PPP4	N
23	A				400	PC	DIODE (IN914)		IN						PPP4	N
37	B				100	PC	LABEL, IDENTIFICATION		IN						PPP4	N
5	A				100	PC	TEST JACK, BLACK		IN						PPP4	N
11	A				200	PC	TEST JACK, YELLOW		IN						PPP4	N
12	A				100	PC	TEST JACK, PURPLE		IN						PPP4	N
24	B				100	PC	PATCHCORD 1 IN. LG.		IN		013256				PPP4	N
35	A				100	IN	INSULATION, TEFLON, 24 AWG		IN						PPP4	N
13	B				100	PC	INT CKT	7400	IN						PPP4	N
20	B				200	PC	INT CKT	74123	IN						PPP4	N
36	A				REF	PC	ASSEMBLY REQUIREMENT		IN						PPP4	N
3	C				200	PC	GUIDE, APPROACH		IN						PPP4	N
17	A				100	PC	I.C. TTL TRIPPLE 3 INPUT NAND		IN						PPP4	N
4	D				100	PC	AIR SEAL - 25 PAK		IN						PPP4	N
33	A				100	PC	CAP, CER, 50 PF		IN						PPP4	N
30	A				100	PC	CAP, CER, 220 PF		IN						PPP4	N
1	C				100	PC	PWB DIGITAL OUTPUT		IN						PPP4	N
9	C				REF	PC	LOGIC DIAGRAM (3TAT)		IN						PPP4	N
2	C				100	PC	CONNECTOR-CARD MTG 62 SOCKET		IN						PPP4	N

NUMBER OF LINE ITEMS = 33  
HIGHEST FIND NUMBER = 37

PROJECT ENGINEER  
R. DENGLER



88800103	E	CLA D	PWA-DIG OUT TRUE=+5V CC (3TBT)	DS	IOM	01/29/74	MF	07/30/74	34
ASSEMBLY NUMBER	REV	CLASS	DW SZ	ASSEMBLY DESCRIPTION	DESIGN SOURCE	FIRST USAGE	RELEASE DATE	CLASSIFICATION NUMBER	PAGE NUMBER




# ASSEMBLY PARTS LIST

SPARE CODE  
S = SPARE PARTS  
N = NON-SPARE PARTS

FIND NUMBER	DW SZ	PART NUMBER	QUANTITY	UNIT MEAS	PART DESCRIPTION	IN/OUT STATUS	CHANGE ORD NUMBER	DATE EFFECTIVE	CLASSIFICATION NUMBER	OP NUMBER	MAKE/BUY PART TYPE	PN OR NC
14	A	15104200	500	PC	IC QUAD 2IN NAND GATE 7403	IN					PPP4	N
19	A	15104500	400	PC	ACCEPT TEST TYPE 74175	IN					PPP4	N
18	A	15104800	200	PC	IC SPEC DUAL D TYPE FF 7474	IN					PPP4	N
16	B	15112700	400	PC	INT CKT 74L04	IN					PPP4	N
21	B	15112800	200	PC	MICRO CKT DTL HEX INVERTER	IN					PPP4	N
15	A	17184600	100	PC	HEX INVERT 14 PIN DUAL-IN-LINE	IN					PPP4	N
26	C	24500036	200	PC	RES FXD .25W 75 OHMS	IN					PPP4	N
25	C	24500055	3400	PC	RES FXD .25W 470 OHMS	IN					PPP4	N
27	C	24500063	100	PC	RES FXD .25W 1000 OHMS	IN					PPP4	N
29	C	24500074	300	PC	RES FXD .25W 3000 OHMS	IN					PPP4	N
28	C	24500094	400	PC	RES FXD .25W 20000 OHMS	IN					PPP4	N
34	C	24501806	100	IN	WIRE ELECT SOLID COPPER 24 GA	IN					PPP1	N
6	C	24505229	600	PC	CAP. FXD TANT 1 MF 35 VOLT	IN					PPP4	N
32	C	24505235	200	PC	CAPACITOR FIXED 10 PCT 3.3 MF	IN					PPP4	N
22	C	24562100	1700	PC	TSTR SILICON-PLANAR,NPN	IN					PPP4	N
23	A	25175800	400	PC	DIODE(IN914)	IN	013256				PPP4	N
37	B	389333500	100	PC	LABEL, IDENTIFICATION	IN					PPP4	N
5	A	38958502	100	PC	TEST JACK, BLACK	IN					PPP4	N
11	A	38958507	200	PC	TEST JACK, YELLOW	IN					PPP4	N
12	A	38958509	100	PC	TEST JACK, PURPLE	IN					PPP4	N
24	B	38991203	100	PC	PATCHCORD 1 IN. LG.	IN					PPP4	N
35	A	39181003	100	IN	INSULATION, TEFLON, 24 AWG	IN					PPP4	N
13	B	39388300	100	PC	INT CKT 7400	IN					PPP4	N
20	B	39389800	200	PC	INT CKT 74123	IN					PPP4	N
36	A	39721800	REF	PC	ASSEMBLY REQUIREMENT	IN					PPP4	N
3	C	39827500	200	PC	GUIDE, APPROACH	IN					PPP4	N
17	A	50250700	100	PC	I.C. TTL TRIPPLE 3 INPUT NAND	IN					PPP4	N
4	D	52936000	100	PC	AIR SEAL - 25 PAK	IN					PPP4	N
33	A	84996708	100	PC	CAP, CER, 50 PF	IN					PPP4	N
30	A	84996717	100	PC	CAP, CER, 220 PF	IN					PPP4	N
1	C	88800000	100	PC	PWB DIGITAL OUTPUT	IN					PPP4	N
10	C	88800500	REF	PC	LOGIC DIAGRAM (3TBT)	IN					PPP4	N
2	C	94243400	100	PC	CONNECTOR-CARD MTG 62 SOCKET	IN					PPP4	N
					NUMBER OF LINE ITEMS = 33							
					HIGHEST FIND NUMBER = 37							

PROJECT ENGINEER  
**R. DENGLER**



SH 6

88800104 E CL A D PWA-DIG OUT TRUE=0V LL (4UYT) DS IOM 04/12/74 MF 07/30/74 17-2

ASSEMBLY NUMBER: 88800104    REV:    CLASS:    DW:    SZ:    ASSEMBLY DESCRIPTION: PWA-DIG OUT TRUE=0V LL (4UYT)    DS: IOM    FIRST USAGE:    RELEASE DATE: 04/12/74    CLASSIFICATION NUMBER:    DATE EFFECTIVE: 07/30/74    PROCESSING DATE: 07/30/74    PAGE NUMBER: 17-2


**CONTROL DATA CORPORATION**

# ASSEMBLY PARTS LIST

SPARE CODE  
S = SPARE PARTS  
N = NON SPARE PARTS

FIND NUMBER	DW NUMBER	REV	CLASS	DW	SZ	ASSEMBLY DESCRIPTION	DESIGN SOURCE	FIRST USAGE	RELEASE DATE	CHANGE ORD. NUMBER	DATE EFFECTIVE	CLASSIFICATION NUMBER	OP NUMBER	MAKE/BUY OR PART TYPE NC	PN OR NC
14	A					500 PC	IC QUAD 2IN NAND GATE	7403	IN				PPP4	N	
19	A					400 PC	ACCEPT TEST TYPE 74175		IN				PPP4	N	
18	A					200 PC	IC SPEC DUAL D TYPE FF	7474	IN				PPP4	N	
16	B					400 PC	INT CKT 74L04		IN				PPP4	N	
21	B					200 PC	MICRO CKT DTL HEX INVERTER		IN				PPP4	N	
15	A					100 PC	HEX INVERT 14 PIN DUAL-IN-LINE		IN				PPP4	N	
26	C					200 PC	RES FXD .25W 75 OHMS		IN				PPP4	N	
25	C					1700 PC	RES FXD .25W 470 OHMS		IN				PPP4	N	
27	C					100 PC	RES FXD .25W 1000 OHMS		IN				PPP4	N	
29	C					300 PC	RES FXD .25W 3000 OHMS		IN				PPP4	N	
28	C					400 PC	RES FXD .25W 20000 OHMS		IN				PPP4	N	
34	C					100 IN	WIRE ELECT SOLID COPPER 24 GA		IN				PPP1	N	
6	C					600 PC	CAP. FXD TANT 1 MF 35 VOLT		IN				PPP4	N	
23	A					400 PC	DIODE(1N914)		IN	013252	04/1974		PPP4	N	
38	C					1700 PC	TRANSISTOR 2N3642		OUT						
37	B					100 PC	LABEL, IDENTIFICATION		IN						
5	A					100 PC	TEST JACK, BLACK		IN						
11	A					200 PC	TEST JACK, YELLOW		IN						
12	A					100 PC	TEST JACK, PURPLE		IN						
24	B					100 PC	PATCHCORD 1 IN. LG.		IN						
35	A					100 IN	INSULATION, TEFLON, 24 AWG		IN	013256					
13	B					100 PC	INT CKT 7400		IN						
20	B					200 PC	INT CKT 74123		IN						
36	A					REF	ASSEMBLY REQUIREMENT		IN						
3	C					200 PC	GUIDE, APPROACH		IN						
38	A					1700 PC	TRANSISTOR 2N3642		IN						
17	A					100 PC	I.C. TTL TRIPPLE 3 INPUT NAND		IN	013252	04/1974		PPP4	N	
4	D					100 PC	AIR SEAL - 25 PAK		IN				PPP4	N	
39	A					1700 PC	MTG PAD, TRANSISTOR		IN						
33	A					100 PC	CAP, CER, 50 PF		IN						
30	A					100 PC	CAP, CER, 220 PF		IN						
31	A					200 PC	CAP, CER, 470 PF		IN						
40	C					REF	LOGIC DIAGRAM (4UYT)		IN						
1	C					100 PC	PWB DIGITAL OUTPUT		IN						
2	C					100 PC	CONNECTOR-CARD MTG 62 SOCKET		IN						
							NUMBER OF LINE ITEMS =	35							

PROJECT ENGINEER  
**R. DENGLER**





SH 8

88800105 E CL A D PWA-DIG OUT TRUE=+28V LL(4UZT) DS IOM 04/12/74 MF 07/30/74

ASSEMBLY NUMBER REV CLASS SZ IOW ASSEMBLY DESCRIPTION DESIGN SOURCE FIRST USAGE RELEASE DATE CLASSIFICATION NUMBER DATE

PROCESSING DATE 07/30/74

CLASSIFICATION NUMBER

DATE EFFECTIVE

CHANGE ORD. NUMBER

IN/OUT STATUS

OP NUMBER

MAKE/BUY PART TYPE NC



# ASSEMBLY PARTS LIST

SPARE CODE  
S = SPARE PARTS  
N = NON SPARE PARTS

FIND NUMBER	DW NUMBER	REV	CLASS	SZ	IOW	ASSEMBLY DESCRIPTION	DESIGN SOURCE	FIRST USAGE	RELEASE DATE	CLASSIFICATION NUMBER	DATE EFFECTIVE	CHANGE ORD. NUMBER	IN/OUT STATUS	OP NUMBER	MAKE/BUY PART TYPE NC	PN OR NC
14	A					IC QUAD 2IN NAND GATE		7403					IN	PPP4	N	
19	A					ACCEPT TEST TYPE		74175					IN	PPP4	N	
18	A					IC SPEC DUAL D TYPE FF		7474					IN	PPP4	N	
16	B					INT CKT 74L04							IN	PPP4	N	
21	B					MICRO CKT DTL HEX INVERTER							IN	PPP4	N	
15	A					HEX INVERT 14 PIN DUAL-IN-LINE							IN	PPP4	N	
26	C					RES FXD .25W 75 OHMS							IN	PPP4	N	
25	C					RES FXD .25W 470 OHMS							IN	PPP4	N	
27	C					RES FXD .25W 1000 OHMS							IN	PPP4	N	
29	C					RES FXD .25W 3000 OHMS							IN	PPP4	N	
28	C					RES FXD .25W 20000 OHMS							IN	PPP4	N	
34	C					WIRE ELECT SOLID COPPER 24 GA							IN	PPP4	N	
6	C					CAP. FXD TANT 1 MF 35 VOLT							IN	PPP4	N	
23	A					DIODE (1N914)					013252	041974	IN	PPP4	N	
38	C					TRANSISTOR 2N3642							OUT	PPP4	N	
37	B					LABEL, IDENTIFICATION							IN	PPP4	N	
5	A					TEST JACK, BLACK							IN	PPP4	N	
11	A					TEST JACK, YELLOW							IN	PPP4	N	
12	A					TEST JACK, PURPLE							IN	PPP4	N	
24	B					PATCHCORD 1 IN. LG.							IN	PPP4	N	
35	A					INSULATION, TEFLON, 24 AWG						013256	IN	PPP4	N	
13	B					INT CKT 7400							IN	PPP4	N	
20	B					INT CKT 74123							IN	PPP4	N	
36	A					ASSEMBLY REQUIREMENT							IN	PPP4	N	
3	C					GUIDE, APPROACH							IN	PPP4	N	
38	A					TRANSISTOR 2N3642							IN	PPP4	N	
17	A					I.C. TTL TRIPPLE 3 INPUT NAND						013252	041974	IN	PPP4	N
4	D					AIR SEAL - 25 PAK							IN	PPP4	N	
39	A					MTG PAD, TRANSISTOR							IN	PPP4	N	
33	A					CAP. CER, 50 PF							IN	PPP4	N	
30	A					CAP. CER, 220 PF							IN	PPP4	N	
31	A					CAP. CER, 470 PF							IN	PPP4	N	
40	C					LOGIC DIAGRAM (4U2T)							IN	PPP4	N	
1	C					PWB DIGITAL OUTPUT							IN	PPP4	N	
2	C					CONNECTOR-CARD MTG 62 SOCKET							IN	PPP4	N	
						NUMBER OF LINE ITEMS =		35					IN	PPP4	N	

PROJECT ENGINEER  
R. DENGLER

REV. 2-73

AA 2709



COMMENT SHEET

MANUAL TITLE CONTROL DATA<sup>®</sup> DA502-E, F, G, H, J, K Digital Output Unit Hardware  
Maintenance Manual

PUBLICATION NO. 88980300 REVISION A, B

FROM NAME: \_\_\_\_\_

BUSINESS  
ADDRESS: \_\_\_\_\_

COMMENTS: This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number.

CUT ALONG LINE

STAPLE

STAPLE

FOLD

FIRST CLASS  
PERMIT NO. 333

LA JOLLA, CA.

**BUSINESS REPLY MAIL**

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY  
CONTROL DATA CORPORATION  
PUBLICATIONS AND GRAPHICS DIVISION  
4455 EASTGATE MALL  
LA JOLLA, CALIFORNIA 92037

CUT ALONG LINE

*Test Set Up*

FOLD

*1544-4  
Reset Low  
Requ High  
Comp. Low  
Mod. AS  
A28+B28*

*1553-5  
High  
"  
Ready High  
Symc Mod  
B28*

STAPLE

STAPLE